New electronics for ALICE FIT detector. Towards grant proposal

18.07.2022

ALICE detector (Courtesy: CERN)



CERN Council responds to Russian invasion of Ukraine

News | At CERN | 08 March, 2022

• CERN will not engage in new collaborations with the Russian Federation and its institutions until further notice




CERN Council declares its intention to terminate cooperation agreements with Russia and Belarus at their expiration dates in 2024

News | At CERN | 17 June, 2022

- The ICA with the Russian Federation expires in December 2024, that with the Republic of Belarus in June 2024
- decision allows such researchers to continue their scientific work at CERN until the current agreements expire and to plan for their future.

LHC accelerator in CERN


- Particles are injected in bunches into two rings
- Selected bunches collide at the interaction points (IP1, IP2, IP5, IP8)
- ALICE A Large Ion Collider Experiment
- ALICE experimant is located at IP2, near Beam 1 injection point





ALICE multi-detector





ALICE collaboration

- ALICE collaboration:
 - 40 countries, 173 institutes, 2046 members
- ALICE-PL
 - National Centre for Nuclear Research, Warsa
 - Warsaw University of Technology, Warsaw
 - The Henryk Niewodniczanski Institute of Nuc
 - AGH University of Science and Technology, K.





ALICE-AGH (full member since 2020)



Instytut Elektroniki Instytut Informatyki





Katedra Automatyki i Robotyki

11	Member	11	Category	17	_	
	Bartosz BALIS	M&O	Senior Engineer	_	_	
	Roman Jan DEBSKI	M&O	Senior Engineer			O2, CCDB
	Marek Boguslaw GORGON	M&O	Senior Engineer			
	Adrian HORZYK	M&O	Senior Engineer			
	Miroslaw JABLONSKI	M&O	Senior Engineer			ML-based anomalies
	Jacek Pawel KITOWSKI	M&O	Senior Engineer			detection
	Pawel Grzegorz RUSSEK	M&O	Senior Engineer			
	Sebastian Dominik KORYCIAK		PhD Student			

Team Lider O2, CCDB


Firmware for FPGA Trigger for FIT






FIT project

- FIT Project members:
 - Project Lider: Władysław Trzaska (Jyvaskyla, Finland)
 - Members: Austria, Czech Republic, Denmark, Finland, Mexico, Poland, Russia, USA
- FIT Trigger coordinator: Jacek Otwinowski, Krakow
- Institute of Nuclear Research (INR), Moscow
 - Hardware
 - Readout electronics
 - Full design, Production, Testing&Calibration, Maintenance and Upgrade
 - FPGA firmware design
 - Laser Calibration System and optical fibres
 - Software
 - Detector Control System (SCADA)
 - O2 cluster system Software First Level Processors
 - On-call experts



FVO detector: sciltillator ring




- 4 cm thick EJ-204 scint.
- Clear Asahi fibre
- H6614-70-Y001 PMT
- 1 MIP → 200-250 ps









Readout electronics








Signal properties from detector for FIT electronics


T0+

For FIT T0+ & FIT V0+




5 ns / div


PMT gain adjusted for 1 MIP						
pulse = 7.5 mV at the FEE						
inputs.						
Max. rate = 2 MHz						




V0+

T0+ MCP PMT signal parameters at module inputs	Pulse amplitudes 3mV – 2000 mV	
	 Leading edge ~1.6 ns, 	
Thick cables	 Trailing edge ~4 ns 	⁻ 0 20
V0+ Fine mesh PMT parameters at module inputs	Pulse amplitudes 3mV – 5000 mV,	
	 Leading edge ~5-6 ns, 	
Standard cables	 Trailing edge ~11-12 ns 	






Readout timings




¹ Dead time may depend on channel

² Delays are adjustable individually for each channel via PM registers


Readout electronics structure




Processing Module (PM) structure



PM analog front end electronics




Constant Fraction Discriminator (CFD)



Comparison of threshold triggering (left) and constant fraction triggering (en.wikipedia.org/wiki/Constant_fraction_discriminator)


PM board assembly



Main PM board

Mezzanine & shields

Assembled PM board



TCM board@AGH

Xilinx FPGA


20×HDMI

ControlServer v1	1.7 beta: ??? settings										- [×
File Control Ne	twork											
TCM/PM selection								Board status		System		ock source:
TCM A0 A1	A2 A3 A4	A5 A6 A7	A8 A9 CC	C1 C2 C3	3 C4 C5 C	C C7 C8	3 C9	Board temp.: 0.0°C Board		? is restarting	Restart	local
Link OK: 🚺 🚺	000		0 0 0	000					number: (FW vers.: 00000	restarted	system 💿	Auto
Off/On: 🛑 🌒									FW vers.: 00000		ors 🔘	Force local
TCM A-side			C-si	de				GBT readout				
enabled O		dy 🖸 Master link de			and ready 🚺 Ma	ster link delay	error O	Lock our unlock Reset GBT			dout mode:	Idle
PLL locked O	Readiness chang	ed 🖸 Delay ra	nge error 🗿 PLL I	ocked 🔘 🛛 Readine:	ss changed Ο	Delay range	error O	Data generator Off	Main		dout mode: svnc state:	Idle Start
PMs mask: 00	00 000 🕑 🏻 Ph	nase, ns: 0.000 0	.000 🗘 🕑 PMs	mask: 000 000 🕑	Phase, ns:	0.000 0.00	0 🗘 🖒	-	000000 000000		-	
Switches: 🛑 1	2 3	● 4 ● Exte	nded readout	C-side delay +2	5 ns Counters	update every:	sw1s ∨		000000 000000			000
Triggers	Mode R		enature A-side				Rate, Hz	Bunch frequency:			tor FIFO count:	0000
Semi				@ 4&C				Frequency offset: Reset offse			aw FIFO count:	0000
Central sig	nature V 000000	00 0000000 🗠 7	5 76 🕑 0		000	0	0.0	Trigger generator Off			or hits dropped	
Central 🛑 sig	gnature 🗸 000000	00 0000000 🕑 7	5 75 🕑 0	●ピ ○ c A+C	004	0	0.0	Continuous pattern:				00000000
				- 0 40					000000 000000		first orbit: (
OR A 🥌 sig	nature 🗸 000000	00 0000000 🕑 7	/9 Ľ			0	0.0		000000 000000			
OR C 🛑 sig	gnature 🗸 000000	00 0000000 🕑 7	3 78 🕑			0	0.0	Bunch frequency:		00 C	Readout rate: Rx phase:	0000 0
			-	Time thresho	lds			Frequency offset: CTP emulation mode	000 0	00 🕑	кх pnase: hase aligner CPI	-
		00 0000000 🕑 7	77 🕑 low:	0 0 🕑 high:	004	0	0.0	Idle Continuo	us Triggere		Rx wordclk	
Secondary counte	Count Rate	(Count Rate		bgA & not orA:	0	0.0	Send single trigger:	FFFFF	A	Rx frameclk	
bgA:	0 0.0	bgA bgC:	0 0.0		bgC & not orC:	0	0.0				MGT link	
bgC:	0 0.0	orA orC:	0 0.0	(bgA & not orA)	(bgC & not orC):	0	0.0	RDH FEE ID: 0000 FFFF	ayload: 000001	F4 P		t done O
bgA & bgC:	0 0.0	orA & orC:	0 0.0	(bgA & not orA) &	(bgC & not orC):	0	0.0		or field: 0000 00		Tx FSM rese	t done O
Laser system	0 0 : [4]					FR					GBT Rx	ready 🔘
Atten. steps: Trigger source:	• • = 🖉 🍷	1000 2000 30	00 4000 5000	6000 7000 800	9000 10000 1				igger are delay: 000 0		GBT R	error O
ext. trigger	Mask: 00000000				10000 1		~	HB response BCID of BCID of BCID	lelay: 000 0		GBT Rx error	r latch Ο
O generator Fre	eq., Hz: 2.384	2.389 🕑 div:	0 🗘 000000	Pattern: 000000	00 0000000 00	00000 00000	000 🕑	Data select trigger mask: 00	000000 000000	10 🕑 Reset	:→ Rx phase	e error Ο
63 62 61 60 59	58 57 56 55 54 5	3 52 51 50 49 48	47 46 45 44 43	42 41 40 39 38 3	7 36 35 34 33 3	2 31 30 29 28	8 27 26 2	5 24 23 22 21 20 19 18 17	16 15 14 13 12	11 10 09 08 07	7 06 05 04 03	02 01 00
00000	000000	000000	<u> </u>	0000000				0000000000	000000	000000	00000	000
Phase, ns: 0.0	000 -0.012 🜻 🕑	3										
		-12 -11	-10 -9 -8	-7 -6	-5 -4 -3	-2 -1	0 ns	1 2 3 4	5 6 7	7 8 9	10 11	12


172.20.75.174: online

Control server

Trigger Logic and Timing




CERN management plan for FIT future



- Increase involvment of AGH
- Introduction of WUT as a new member of ALICE
- Efforts financed by grant from Polish Ministry and CERN

Long term plan for FIT electronics

- Based on the experience gained from FTO, FVO and FDD electronics, to develop new electronics (≤ 20 ps time resolution)
- New electronics developed, tested, installed, and comissioned during long shutdown LS3 (2026-2028)
- New FEE ready for Run4 (2Q'2029)



Short and medium term plan for FIT electronics

- Short and medium term plan regards current electronic hardware.
- Problem! Full documentation is not available. Non-conventional approch is necessary,
- but the INR group still works very actively
- Support for current hardware (PMs and TCMs)
 - It is necessary despite INR future in FIT!
 - Prepare ourselfs for production and calibration of replacement PM and TCM boards (in case INR group is not available)
- Design of the new mezzanine analog front end from scratch to mitigate known problems of FVO and FDD

Near future ALICE-PL activities (July/August)

Ongoing efforts to aquire funds for short and long term activities

- possible CERN money involvement
- grant proposal for Polish Ministry

Setup of AGH & WUT colaboration

- discussions/meetings in progress
- grant proposal should be prepared soon
- preliminary: AGH -> firmware
- our ambition: AGH -> hardware/firmware

Things for duscussion

New people/groups necessary in ALICE-AGH

- experience in high frequency analog/digital design (Institute of Electronics)
- experience in HEP electronics (Faculty of Physics and Applied Science AGH)

Identify experts and areas where we can/want to help

• short, mid, and long term tasks

Introduction of new AGH experts to ALICE and FIT management

- Power-point presentation of the new AGH experts has to be prepared (next week)
- Participation in planned grant-related discussions

Quick jump of the new people into the project

• visit of the new people in FIT laboratory in CERN (August/September)