

A high-angle, wide shot of the ALICE detector's interior. The central feature is a large, red, octagonal structure, likely the central barrel calorimeter. It is surrounded by a complex network of metal scaffolding, walkways, and various electronic components. The lighting is a mix of cool blues and warm oranges, creating a technical and industrial atmosphere. The text is overlaid on a semi-transparent yellow rectangle in the center.

New electronics for ALICE FIT detector. Towards grant proposal

18.07.2022



CERN Council responds to Russian invasion of Ukraine

News | At CERN | 08 March, 2022

- CERN will not engage in new collaborations with the Russian Federation and its institutions until further notice




CERN Council declares its intention to terminate cooperation agreements with Russia and Belarus at their expiration dates in 2024

News | At CERN | 17 June, 2022



- The ICA with the Russian Federation expires in December 2024, that with the Republic of Belarus in June 2024
- decision allows such researchers to continue their scientific work at CERN until the current agreements expire and to plan for their future.

LHC accelerator in CERN


- Particles are injected in bunches into two rings
- Selected bunches collide at the interaction points (IP1, IP2, IP5, IP8)
- ALICE – A Large Ion Collider Experiment
- ALICE experiment is located at IP2, near Beam 1 injection point



ALICE – Point 2



ALICE multi-detector



ALICE collaboration




- ALICE collaboration:

- 40 countries, 173 institutes, 2046 members

- ALICE-PL

- National Centre for Nuclear Research, Warsaw
- Warsaw University of Technology, Warsaw
- The Henryk Niewodniczanski Institute of Nuclear Physics, Cracow

- **AGH University of Science and Technology, Krakow**



ALICE-AGH (full member since 2020)



Instytut Elektroniki
Instytut Informatyki



Katedra Automatyki
i Robotyki

Member	Category
Bartosz BALIS	M&O Senior Engineer
Roman Jan DEBSKI	M&O Senior Engineer
Marek Boguslaw GORGON	M&O Senior Engineer
Adrian HORZYK	M&O Senior Engineer
Mirosław JABLONSKI	M&O Senior Engineer
Jacek Pawel KITOWSKI	M&O Senior Engineer
Pawel Grzegorz RUSSEK	M&O Senior Engineer
Sebastian Dominik KORYCIAK	PhD Student


O2, CCDB

ML-based anomalies
detection


Team Lider
O2, CCDB

Firmware for FPGA
Trigger for FIT

FIT – Fast Interaction Trigger detector





- Actually three detectors:
 - FT0, FV0, and FDD:
 - FT0-A & FT0-C
 - FDD-A & FDD-C
 - A-side – ATLAS direction
 - C-side – CMS direction




FIT project

- FIT Project members:
 - Project Lider: Władysław Trzaska (Jyvaskyla, Finland)
 - Members: Austria, Czech Republic, Denmark, Finland, Mexico, Poland, **Russia**, USA
- FIT Trigger coordinator: Jacek Otwinowski, Krakow
- **Institute of Nuclear Research (INR), Moscow**
 - Hardware
 - Readout electronics
 - Full design, Production, Testing&Calibration, Maintenance and Upgrade
 - FPGA firmware design
 - Laser Calibration System and optical fibres
 - Software
 - Detector Control System (SCADA)
 - O2 cluster system – Software First Level Processors
 - On-call experts


FTO detector



- 2 cm thick quartz radiators
- Modified XP85012 MCP/PMT
- 1 MIP resolution \rightarrow 20 ps




FV0 detector: scintillator ring




- 4 cm thick EJ-204 scint.
- Clear Asahi fibre
- H6614-70-Y001 PMT
- 1 MIP \rightarrow 200-250 ps






Readout electronics



A-side
24 modules,
Module: MCP and
4 radiators, 4 output signals



C-side
28 modules,
Module: MCP and
4 radiators, 4 output signals




Signal properties from detector for FIT electronics

mV

T0+

For FIT T0+ & FIT V0+


V0+









5 ns / div

PMT gain adjusted for 1 MIP
pulse = 7.5 mV at the FEE
inputs.

Max. rate = 2 MHz



T0+ MCP PMT signal parameters at module inputs Thick cables	Pulse amplitudes 3mV – 2000 mV <ul style="list-style-type: none"> • Leading edge ~1.6 ns, • Trailing edge ~4 ns
V0+ Fine mesh PMT parameters at module inputs Standard cables	Pulse amplitudes 3mV – 5000 mV, <ul style="list-style-type: none"> • Leading edge ~5-6 ns, • Trailing edge ~11-12 ns



FIT laboratory

TCM




4xPM

LASER
CONTROLLER

LHC CLOCK
GEN.

LTU

FLP+CRU



LASER




HV POWER



ATTENUATOR


Readout timings




¹ Dead time may depend on channel

² Delays are adjustable individually for each channel via PM registers



Readout electronics structure






Processing Module (PM) structure




PM analog front end electronics




Constant Fraction Discriminator (CFD)




PM board assembly



Main PM board




Mezzanine & shields



Assembled PM board

TCM board@AGH



Xilinx FPGA

20×HDMI

ControlServer v1.7 beta: ??? settings

File Control Network

TCM/PM selection

TCM	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	C0	C1	C2	C3	C4	C5	C6	C7	C8	C9
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Link OK: Off/On:

TCM

A-side enabled: Links OK and ready: Master link delay error: C-side enabled: Links OK and ready: Master link delay error:

PLL locked: Readiness changed: Delay range error: PLL locked: Readiness changed: Delay range error:

PMs mask: 000 000 Phase, ns: 0.000 0.000 PMs mask: 000 000 Phase, ns: 0.000 0.000

Switches: 1 2 3 4 Extended readout C-side delay +25 ns Counters update every: sw1s

Triggers	Off/On	Mode	Random rate	Signature	A-side level	mode	C-side level	Reset	Count	Rate, Hz
Semi Central	<input checked="" type="checkbox"/>	signature	00000000	76 76	0 0	A	0 0		0	0.0
Central	<input checked="" type="checkbox"/>	signature	00000000	75 75	0 0	C	0 0		0	0.0
OR A	<input checked="" type="checkbox"/>	signature	00000000	79 79					0	0.0
OR C	<input checked="" type="checkbox"/>	signature	00000000	78 78					0	0.0
Vertex	<input checked="" type="checkbox"/>	signature	00000000	77 77	low: 0 0 high: 0 0				0	0.0

Secondary counters

Count	Rate	bgA bgC:	Count	Rate	bgA & not orA:	bgC & not orC:
bgA:	0	0.0	0	0.0	0	0.0
bgC:	0	0.0	0	0.0	0	0.0
bgA & bgC:	0	0.0	0	0.0	0	0.0

Laser system

Atten. steps: 0

Trigger source: ext. trigger Mask: 00000000 00000020

generator Freq., Hz: 2.384 2.389 div: 0 000000 Pattern: 00000000 00000000 00000000 00000000

ERROR: BUSY:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Phase, ns: 0.000 -0.012

-12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 ns 1 2 3 4 5 6 7 8 9 10 11 12

Board status

Board temp: 0.0°C Board type: 0: ??? is restarting: Restart: local

FPGA temp: -273.1°C Serial number: 0 restarted: system

1V power: 0.000 V MCU FW vers.: 000000 Auto

1.8V power: 0.000 V FPGA FW vers.: 000000 Dismiss errors: Force local:

GBT readout

Lock: unlock Reset GBT

Data generator: Off Main Tx

Trigger respond mask: 00000000 00000020

Bunch pattern: 00000000 00000001

Bunch frequency: 0000 FFFF

Frequency offset: Reset offset 000 000

Trigger generator: Off Continuous Tx

Continuous pattern: 00000000 00000000 00000000 00000000

Continuous value: 00000000 00000000

Bunch frequency: 0000 0000

Frequency offset: 000 000

CTP emulation mode: Idle Continuous Triggered

Send single trigger: FFFFFFFF

RDH

FEE ID: 0000 FFFF Max payload: 0000 01F4

PAR: 0000 0000 Detector field: 0000 0000

CRU trigger compare delay: 000 00F

BCID delay: 000 020

Data select trigger mask: 00000000 00000010

Board readout mode: Idle

CRU readout mode: Start

BCID sync state: 000

CRU orbit: 00000000

orbit sync: CRU BC: 000

Bunch frequency: 0000

Selector FIFO count: 0000

Raw FIFO count: 0000

Selector hits dropped count: 00000000

Reset first orbit: 00000000

last orbit: 00000000

Readout rate: 0000

Rx phase: 0

Phase aligner CPL lock:

Rx wordclk ready:

Rx frameclk ready:

MGT link ready:

Tx reset done:

Tx FSM reset done:

GBT Rx ready:

GBT Rx error:


GBT Rx error latch:

Reset Rx phase error:


172.20.75.174: online

Control server

Trigger Logic and Timing



CERN management plan for FIT future



Adaptation of mezzanine boards for FV0 and FDD. Noise removal and better FEE dynamics

Mid-term

Further adaptation of mezzanine boards for FV0 and FDD before nominal luminosity


Long-term (end of Run 4)

- New electronics.
- Higher resolution
 - Better flexibility

- **Increase involvement of AGH**
- Introduction of WUT as a new member of ALICE
- Efforts financed by grant from Polish Ministry and CERN

Long term plan for FIT electronics

- Based on the experience gained from FT0, FV0 and FDD electronics, to develop new electronics (≤ 20 ps time resolution)
- New electronics developed, tested, installed, and commissioned during long shutdown LS3 (2026-2028)
- New FEE ready for Run4 (2Q'2029)



Short and medium term plan for FIT electronics

- Short and medium term plan regards current electronic hardware.
- **Problem! Full documentation is not available. Non-conventional approach is necessary,**
- but the INR group still works very actively
- Support for current hardware (PMs and TCMs)
 - It is necessary despite INR future in FIT!
 - Prepare ourselves for production and calibration of replacement PM and TCM boards (in case INR group is not available)
- Design of the new mezzanine analog front end from scratch to mitigate known problems of FV0 and FDD

Near future ALICE-PL activities (July/August)

Ongoing efforts to acquire funds for short and long term activities

- possible CERN money involvement
- grant proposal for Polish Ministry

Setup of AGH & WUT collaboration

- discussions/meetings – in progress
- grant proposal should be prepared soon
- preliminary: AGH -> firmware
- our ambition: AGH -> hardware/firmware

Things for discussion

New people/groups necessary in ALICE-AGH

- experience in high frequency analog/digital design (Institute of Electronics)
- experience in HEP electronics (Faculty of Physics and Applied Science AGH)

Identify experts and areas where we can/want to help

- short, mid, and long term tasks

Introduction of new AGH experts to ALICE and FIT management

- Power-point presentation of the new AGH experts has to be prepared (next week)
- Participation in planned grant-related discussions

Quick jump of the new people into the project

- visit of the new people in FIT laboratory in CERN (August/September)